



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
-----------------	-------------	----------------------	---------------------	------------------

10/037,490

12/28/2001

Bernd Clauberg

US010726

6482

24737

7590

10/03/2003

PHILIPS INTELLECTUAL PROPERTY & STANDARDS

P.O. BOX 3001

BRIARCLIFF MANOR, NY 10510

EXAMINER

DINH, TRINH VO

ART UNIT

PAPER NUMBER

2821

DATE MAILED: 10/03/2003

Please find below and/or attached an Office communication concerning this application or proceeding.

Office Action Summary

Application N .

10/037,490

Applicant(s)

CLAUBERG ET AL.

Examiner

Trinh Vo Dinh

Art Unit

2821

-- The MAILING DATE of this communication appears in the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133).
- Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) ☒ Responsive to communication(s) filed on amendment filed 08/04/2003.
- 2a) ☐ This action is **FINAL**. 2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) ☒ Claim(s) 11-30 is/are pending in the application.
- 4a) Of the above claim(s) _____ is/are withdrawn from consideration.
- 5) ☒ Claim(s) 15-17 and 19-21 is/are allowed.
- 6) ☒ Claim(s) 11,12,22-24,29 and 30 is/are rejected.
- 7) ☒ Claim(s) 13-14,18,25-28 is/are objected to.
- 8) ☐ Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on _____ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.
- Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
- 11) ☐ The proposed drawing correction filed on _____ is: a) ☐ approved b) ☐ disapproved by the Examiner.
- If approved, corrected drawings are required in reply to this Office action.
- 12) ☐ The oath or declaration is objected to by the Examiner.

Priority under 35 U.S.C. §§ 119 and 120

- 13) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All b) ☐ Some * c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
 2. ☐ Certified copies of the priority documents have been received in Application No. _____.
 3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).
- * See the attached detailed Office action for a list of the certified copies not received.
- 14) ☐ Acknowledgment is made of a claim for domestic priority under 35 U.S.C. § 119(e) (to a provisional application).
- a) ☐ The translation of the foreign language provisional application has been received.
- 15) ☐ Acknowledgment is made of a claim for domestic priority under 35 U.S.C. §§ 120 and/or 121.

Attachment(s)

- 1) ☒ Notice of References Cited (PTO-892) 4) ☐ Interview Summary (PTO-413) Paper No(s). _____
- 2) ☐ Notice of Draftsperson's Patent Drawing Review (PTO-948) 5) ☐ Notice of Informal Patent Application (PTO-152)
- 3) ☐ Information Disclosure Statement(s) (PTO-1449) Paper No(s) _____ 6) ☐ Other: _____

DETAILED ACTION

This is a response to amendment filed 08/04/2003.

Claim Objections

1. Claims 13, 18 and 22 are objected to because of the following informalities:

In claim 13, line 8, "said first resonant inductor connected in series to said inverter" should be removed since the limitation has been defined in line 6 of independent claim 11.

In claim 18, line 8, "'said second resonant capacitor" should be changed to --said second resonant capacitor array--.

In claim 22, line 4, "a first impedance circuit" should be changed to "a first resonating impedance circuit" in order to be consisted to "the first resonating impedance circuit" recited in lines 5 and 7.

Appropriate correction is required.

Claim Rejections - 35 USC § 102

2. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

3. Claims 11-12, 22-23 and 29 are rejected under 35 U.S.C. 102(b) as being anticipated by Ikeda et al (USP 5,323,305).

With respect to claims 11 and 22, Ikeda discloses a first LED array (3, D6-D9 in Figs. 14 and 26) having an anti-parallel configuration (Fig. 14), an inverter (6 in Fig. 26) operable to provide an AC voltage, a first resonating impedance circuit (L, C7) including a first inductor (L)

Art Unit: 2821

and a first capacitor (C7) connected to the first LED array in a first series resonant, series loaded configuration having the first inductor connected in series to the inverter and the capacitor connected in series between the first inductor and the first LED array (Fig. 26), and wherein the first resonating impedance circuit includes means (L, C7, 6, Abstract) direct a first flow of an AC through the first LED array in response to the alternating voltage having a first polarity and directs a second flow of the first AC through the first LED array in response to the alternating voltage having a second polarity (Abstract, or col. 1, lines 4-6).

With respect to claims 12 and 23, Ikeda discloses the first LED array including at least one of a LED pair (D6-D9, Fig. 26).

With respect to claim 29, Ikeda discloses at least one LED array (3, D6-D9 in Figs. 14 and 26) having an anti-parallel configuration (Fig. 14), an inverter means (6 in Fig. 26) operable to provide an AC voltage, a resonating impedance means (L, C7) connected to each LED array wherein the impedance means connected in series between the inverter and the LED array (Fig. 26) wherein the resonating impedance means (L, C7, 6, Abstract) for directing a first flow of an AC through the first LED array in response to the alternating voltage having a first polarity and directing a second flow of the first AC through the first LED array in response to the alternating voltage having a second polarity (Abstract, or col. 1, lines 4-6).

Claim Rejections - 35 USC § 103

4. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

Art Unit: 2821

5. Claims 24 and 30 are rejected under 35 U.S.C. 103(a) as being unpatentable over Ikeda in view of Raymond (WO 01/01385 A1) submitted by Applicant.

Ikeda discloses every feature of the claim invention excluding a switch being operable to control an alternating current through the LED array. Raymond discloses, in Fig. 4, LED array (32a, 32b) including a switch (36) operable to control a flow of an alternating current through the LED array. It would have been obvious to one having ordinary skill in the art at the time the invention was made to employ Ikeda's switch to LED array of Nerone in order to control lighting states of the LED array.

Allowable Subject Matter

6. Claim 13 is objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims, and rewritten to overcome the objection set forth in the office action.

7. Claims 14 and 25-28 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

8. Claim 18 is objected to because of the informality, but would be allowable if rewritten to overcome the objection set forth in the office action.

9. Claims 15-17, 19-21 allowed.

10. The following is a statement of reasons for the indication of allowable subject matter:

The cited art of record fails to teach the first impedance circuit including a second resonant capacitor connected in series to the first resonant inductor and a second LED array wherein the first impedance circuit including means for directing a third flow of a second AC through the second LED array in response to the alternating voltage having the first polarity

Art Unit: 2821

and directing a fourth flow of the second AC through the second LED array in response to the alternating voltage having the second polarity as defined in claims 13 and 25, or a second impedance circuit including a second resonant inductor and a second resonant capacitor wherein the second resonant capacitor connected in series between the second inductor and a second LED array as defined in claim 14 and 27, or a first resonant capacitor array is connected in series between the first inductor and the first LED array as defined in claim 15.

Inquiry


11. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Trinh Vo Dinh whose telephone number is (703) 305-4525. The examiner can normally be reached on Monday-Friday from 8:30 to 6:00.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Don Wong, can be reached on (703) 308-4856. The fax phone number for the organization where this application or proceeding is assigned is 703-308-7724.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is 703-872-9306.

Art unit 2821

Trinh Vo Dinh
September 16, 2003


Don Wong
Supervisory Patent Examiner
Technology Center 2800